IN THE CLAIMS

Please amend the claims as follows:

1. (Currently Amended) A method of forming a gate oxide on a transistor body region, comprising:

<u>electron beam</u> evaporation depositing a metal layer on the body region, the metal being chosen from a group consisting of the group IIIB elements and the rare earth series of the periodic table; and

oxidizing the metal layer to form a metal oxide layer on the body region, wherein oxidizing the metal layer includes oxidizing using a krypton (Kr)/oxygen (O2) mixed plasma process.

- 2. (Original) The method of claim 1, wherein evaporation depositing the metal layer includes depositing a metal layer, the metal layer being chosen from a group consisting of yttrium and gadolinium.
- 3. (Canceled)
- 4. (Original) The method of claim 3, wherein electron beam evaporation depositing the metal layer includes electron beam evaporation of a 99.9999% pure metal target material.
- 5. (Original) The method of claim 1, wherein evaporation depositing the metal layer includes evaporation depositing at a substrate temperature of approximately 150 400 °C.
- 6. (Original) The method of claim 1, wherein oxidizing the metal layer includes oxidizing at a temperature of approximately 400 °C.
- 7. (Original) The method of claim 1, wherein oxidizing the metal layer includes oxidizing with atomic oxygen.

GATE OXIDES AND METHODS OF FORMING (as amended)

- 8. (Canceled)
- 9. (Original) A method of forming a gate oxide on a transistor body region, comprising: evaporation depositing a metal layer on the body region, the metal being chosen from a group consisting of the group IIIB elements and the rare earth series of the periodic table; and oxidizing the metal layer using a krypton(Kr)/oxygen (O2) mixed plasma process to form a metal oxide layer on the body region.
- 10. (Original) The method of claim 9, wherein evaporation depositing the metal layer includes depositing a metal layer, the metal layer being chosen from a group consisting of yttrium and gadolinium.
- 11. (Original) The method of claim 9, wherein evaporation depositing the metal layer includes evaporation depositing by electron beam evaporation.
- 12. (Original) The method of claim 11, wherein electron beam evaporation depositing the metal layer includes electron beam evaporation of a 99.9999% pure metal target material.
- 13. (Original) The method of claim 9, wherein evaporation depositing the metal layer includes evaporation depositing at a substrate temperature of approximately 150 400 °C.
- 14. (Currently Amended) A method of forming a transistor, comprising:

 forming first and second source/drain regions;

 forming a body region between the first and second source/drain regions;

 evaporation depositing a metal layer on the body region, the metal being chosen from a

 group consisting of the group IIIB elements and the rare earth series of the periodic table;

oxidizing the metal layer to form a metal oxide layer on the body region, wherein oxidizing the metal layer includes oxidizing using a krypton (Kr)/oxygen (O2) mixed plasma process; and

coupling a gate to the metal oxide layer.

yttrium and gadolinium.

- 15. (Original) The method of claim 14, wherein evaporation depositing the metal layer includes depositing a metal layer, the metal layer being chosen from a group consisting of
- 16. (Original) The method of claim 14, wherein evaporation depositing the metal layer includes evaporation depositing by electron beam evaporation.
- 17. (Original) The method of claim 16, wherein electron beam evaporation depositing the metal layer includes electron beam evaporation of a 99.9999% pure metal target material.
- 18. (Original) The method of claim 14, wherein evaporation depositing the metal layer includes evaporation depositing at a substrate temperature of approximately 150 400 °C.
- 19. (Original) The method of claim 14, wherein oxidizing the metal layer includes oxidizing at a temperature of approximately 400 °C.
- 20. (Original) The method of claim 14, wherein oxidizing the metal layer includes oxidizing with atomic oxygen.
- 21. (Cancelled)
- 22. (Currently Amended) A method of forming a memory array, comprising: forming a number of access transistors, including:

forming first and second source/drain regions;

forming a body region between the first and second source/drain regions;

evaporation depositing a metal layer on the body region, the metal being chosen from a group consisting of the group IIIB elements and the rare earth series of the periodic table;

GATE OXIDES AND METHODS OF FORMING (as amended)

oxidizing the metal layer to form a metal oxide layer on the body region, wherein oxidizing the metal layer includes oxidizing using a krypton (Kr)/oxygen (O2) mixed plasma process;

coupling a gate to the metal oxide layer;

forming a number of wordlines coupled to a number of the gates of the number of access transistors;

forming a number of sourcelines coupled to a number of the first source/drain regions of the number of access transistors; and

forming a number of bitlines coupled to a number of the second source/drain regions of the number of access transistors.

- (Original) The method of claim 22, wherein evaporation depositing the metal layer 23. includes depositing a metal layer, the metal layer being chosen from a group consisting of yttrium and gadolinium.
- (Original) The method of claim 22, wherein evaporation depositing the metal layer 24. includes evaporation depositing by electron beam evaporation.
- (Original) The method of claim 24, wherein electron beam evaporation depositing the 25. metal layer includes electron beam evaporation of a 99.9999% pure metal target material.
- (Original) The method of claim 22, wherein evaporation depositing the metal layer 26. includes evaporation depositing at a substrate temperature of approximately 150 - 400 °C.
- (Original) The method of claim 22, wherein oxidizing the metal layer includes oxidizing 27. at a temperature of approximately 400 °C.
- 28. (Original) The method of claim 22, wherein oxidizing the metal layer includes oxidizing with atomic oxygen.

29. - 53. (Canceled)

54. (Currently Amended) A transistor formed by the process, comprising:

forming a body region coupled between a first source/drain region and a second source/drain region;

evaporation depositing a metal layer on the body region, the metal being chosen from a group consisting of the group IIIB elements and the rare earth series of the periodic table;

oxidizing the metal layer to form a metal oxide layer on the body region, wherein oxidizing the metal layer includes oxidizing using a krypton (Kr)/oxygen (O2) mixed plasma process; and

coupling a gate to the metal oxide layer.

- 55. (Original) The transistor of claim 54, wherein evaporation depositing the metal layer includes depositing a metal layer, the metal layer being chosen from a group consisting of yttrium and gadolinium.
- 56. (Original) The transistor of claim 54, wherein evaporation depositing the metal layer includes evaporation depositing by electron beam evaporation.
- 57. (Canceled)
- 58. (Currently Amended) A method of forming an information handling system, comprising: forming a processor;

forming a memory array, including:

forming a number of access transistors, including:

forming first and second source/drain regions;

forming a body region between the first and second source/drain regions; evaporation depositing a metal layer on the body region, the metal being

chosen from a group consisting of the group IIIB elements and the rare earth series of the periodic table;

GATE OXIDES AND METHODS OF FORMING (as amended)

oxidizing the metal layer to form a metal oxide layer on the body region, wherein oxidizing the metal layer includes oxidizing using a krypton (Kr)/oxygen (O2) mixed plasma process;

coupling a gate to the metal oxide layer;

forming a number of wordlines coupled to a number of the gates of the number of access transistors;

forming a number of sourcelines coupled to a number of the first source/drain regions of the number of access transistors;

forming a number of bitlines coupled to a number of the second source/drain regions of the number of access transistors; and

forming a system bus that couples the processor to the memory array.

- 59. (Original) The method of claim 58, wherein evaporation depositing the metal layer includes depositing a metal layer, the metal layer being chosen from a group consisting of yttrium and gadolinium.
- 60. (Original) The method of claim 58, wherein evaporation depositing the metal layer includes evaporation depositing by electron beam evaporation.
- 61. 66. (Canceled)
- 67. (Previously Presented) A method of forming a transistor, comprising:

forming first and second source/drain regions;

forming a body region between the first and second source/drain regions;

evaporation depositing a metal layer on the body region, the metal being chosen from a group consisting of the group IIIB elements and the rare earth series of the periodic table;

oxidizing the metal layer using a krypton(Kr)/oxygen (O2) mixed plasma process to form a metal oxide layer on the body region; and

coupling a gate to the metal oxide layer.

Page 9 Dkt: 1303.021US1

Serial Number: 09/944981 Filing Date: August 30, 2001

GATE OXIDES AND METHODS OF FORMING (as amended)

68. (Previously Presented) The method of claim 67, wherein evaporation depositing the metal layer includes depositing a metal layer, the metal layer being chosen from a group consisting of yttrium and gadolinium.

69. (Previously Presented) The method of claim 67, wherein evaporation depositing the metal layer includes evaporation depositing by electron beam evaporation.